A new, general purpose, programmable FASTBUSI module, the SLAC Scanner Processor (SSP), is introduced. Both hardware and software elements of SSP operation are discussed. The role of the SSP within the upgraded Mark II Detector at SLAC is described.
INTRODUCTION
The SLAC Scanner Processor (or SSP) is a general-purpose, high-speed, programmable FASTBUS master. It has been designed for crate-level readout and processing of data from TDC and FADC modules which instrument a new 6000-wire central drift chamber for the upgraded Mark II detector.2 The SSP, however, provides a general and powerful means of moving and processing data in a FASTBUS system. Therefore, it has also been adopted by the Mark II for use at the system-level as a cable-segment master and buffer module. 1987 . Among the major components of this detector4 is a new 6000 wire drift chamber5 with both time (TDC) and pulse height (FADC).digitization. Readout of the drift chamber data will be accomplished via a new FASTBUS' system. FASTBUS was selected to perform this task for several reasons, among the most important being the high channel densities possible, the fast readout time, and the capability for providing significant amounts of preprocessing of the data before it reaches the VAX host. A partial system allowing for the readout of all TDC channels, and approximately one-sixth of the FADC channels is being prepared for the cosmic ray running, and is shown schematically in Fig. 1 During event acquisition crate SSPs are externally triggered by special trigger electronics, then read data (about 360 words/crate of TDC, 400 words/crate of FADC information for an average event) into a buffer. Data in this input buffer is then processed internally and placed into an output buffer. Preprocessing functions depend upon the module being read out. For TDC modules, this preprocessing will include: (i) pedestal correction for each channel; (ii) translating TDC channel numbers into wire numbers; (iii) associating leading edge times with trailing edge times; (iv) reformatting the structure of each datum;
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(v) sorting of the data into the final output buffer format.
Finally, a message is sent to the controlling system SSP that processing is complete. 
